| |
|
Lecture Slides for CSCI 380 (Computer Architecture)
|
| |
| |
|
|
N O T E S (.pdf) |
|
CONTENT
Note: Chapter numbers in red are from 3/e,
green are from 4/e.
|
SLIDESHOW |
"less" slides/page |
"more" slides/page |
| |
| |
|
Syllabus (developed Spring 2003 semester)
|
|
|
|
|
Chapter 1/1: Fundamentals of Computer Design
|
|
|
|
|
Chapter 2/B: Instruction Set Principles and Examples
|
|
|
|
|
Chapter 3/2,3:
Instruction-Level Parallelism and Its Dynamic Exploitation
|
|
|
|
|
- Example: Tomasulo's Algorithm
|
|
|
|
|
Chapter 4/3,G:
Exploiting Instruction-Level Parallelism with Software Approaches
|
|
|
|
|
Chapter 5/5,C:
Memory Hierarchy Design
|
|
|
|
|
Chapter 6/4: Multiprocessors and Thread-Level Parallelism
|
|
|
|
|
Chapter 7/6: Storage Systems
|
|
|
|
|
Chapter 8/E: Interconnection Networks and Clusters
|
|
|
|
| |
| |
|
Appendix A/A: Pipelining: Basic and Intermediate Concepts
|
|
|
|
|
- Example: Scoreboard
|
|
|
|
|
Appendix C/J,K:
A Survey of RISC Architectures
|
|
|
|
|
Appendix D: An Alternative to RISC: The Intel 80x86
|
|
|
|
|
Appendix E: Another Alternative to RISC: The VAX Architecture
|
|
|
|
|
Appendix F: The IBM 360/370 Architecture for Mainframe Computers
|
|
|
|
|
Appendix G/F: Vector Processors
|
|
|
|
|
Appendix H/I: Computer Arithmetic
|
|
|
|
|
Appendix I/H: Implementing Coherence Protocols
|
|
|
|
| |
| |