

## TABLE OF CONTENTS

	PAGE
List of Figures .....	v
Abstract.....	vi
CHAPTER	
I. Introduction.....	1
Instruction-Level Parallelism.....	2
II. EPIC Architecture.....	4
Superscalar Processors .....	4
Motivations for Developing EPIC .....	6
Introduction and Overview of EPIC.....	7
III. The Branch Problem.....	9
Branch Intensive Applications .....	9
Unbundled Branches .....	10
Predication.....	11
Control Speculation.....	13
IV. The Memory Problem.....	15
Memory Accesses and Performance Bottlenecks.....	15
Cache Specifiers .....	16
Data Speculation.....	17
Memory Disambiguation.....	18
V. Limits of EPIC .....	21

Static Scheduling.....	21
------------------------	----

CHAPTER	PAGE
Penalties from Code Bloating.....	21
Pointer Manipulations.....	22
VI. Intel IA-64 (Itanium) Processor.....	24
Specification.....	24
Register Frames.....	28
Itanium Instruction Set.....	30
Memory Address Modes.....	32
Branching.....	33
Running x86 Code on Itanium.....	34
Concluding Remarks.....	34
VII. Concluding Remarks.....	37
References.....	39
Appendices	
A. Acronyms.....	41
B. Itanium Instruction Set.....	43