CSU, Chico Department of Electrical and Computer Engineering

EECE 343: Computer Interface Circuits

Prerequisites:EECE 144,  ECE 315

Required for EE, CMPE, and MECA majors

Catalog Description:The use of computer simulation in circuit analysis and design is emphasized; CAD tools as PSPICE and Altera MAX+PLUS II are used. Pulse and digital wave shaping circuits for integrated circuit families (TTL, CMOS, ECL) are covered. Power supplies as applied to both large- and small-scale systems; power and ground bus structures. Line drivers and receivers; single-ended versus differentially driven lines. Advanced state machine design methodologies and procedures for computer interface circuit designs are discussed. Formerly ECE 188.

Course Objectives:

Course Outcomes:

Students must be able to:

Class schedule:

Contribution of Course to Meet the Professional Component:

Relationship of Course to Program Outcomes and Objective:

This course makes significant contributions the following program outcomes:

This course supports the achievement of the following elements of the program objective:

ABET Embedded Assessment Components for this course: 

Metric: The measure of student proficiency (e.g., a quantitative or qualitative measure of achievement on an assignment or test question which emphasizes the target outcome)

Rubric: Evaluative conclusions versus corresponding descriptions of achievement level (e.g., highest score represents mastery)

Standard: Evaluative result that represents minimally acceptable achievement of proficiency

 The following table describes the course embedded assessment components for this course. 
 

Outcome k: An ability to use the techniques, skills, and modern engineering tools necessary for engineering practice

Course

Description

Metric

Rubric

Standard

 EECE 343

Principally, VHDL programming and simulations as well as other CAD tools such as Logic Works, Pspice and other software  simulations on computer interface circuit designs

 

Assessment will be based on an evaluation of class assignments and a major independent end of semester project that required demonstration of proficiency in use of VHDL and a variety of CAD tools, such as Logic Works, PSpice and pseudocode simulation of hardware systems . The most recent version of Altera's QUARTUS II tools were used.

 

A student will demonstrate successful completion of this outcome by achieving a score of 4 of 8 (based on the assessment rubric shown in the attached table) on computer interface circuits design assignments.

 

4

Students must meet the standard on the two of four assignments evaluated throughout the semester.

 

Back to Courses

Back to EE flow chart

Back to CMPE flow chart